prikaz prve stranice dokumenta Buđenje mikrokontrolera detektorom srednje vrijednosti signala
No public access
undergraduate thesis
Buđenje mikrokontrolera detektorom srednje vrijednosti signala
Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing, 2016. urn:nbn:hr:168:360495
Rogulj, Duje
University of Zagreb
Faculty of Electrical Engineering and Computing

Cite this document

Rogulj, D. (2016). Buđenje mikrokontrolera detektorom srednje vrijednosti signala (Undergraduate thesis). Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing. Retrieved from https://urn.nsk.hr/urn:nbn:hr:168:360495

Rogulj, Duje. "Buđenje mikrokontrolera detektorom srednje vrijednosti signala." Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2016. https://urn.nsk.hr/urn:nbn:hr:168:360495

Rogulj, Duje. "Buđenje mikrokontrolera detektorom srednje vrijednosti signala." Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2016. https://urn.nsk.hr/urn:nbn:hr:168:360495

Rogulj, D. (2016). 'Buđenje mikrokontrolera detektorom srednje vrijednosti signala', Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, accessed 25 April 2024, https://urn.nsk.hr/urn:nbn:hr:168:360495

Rogulj D. Buđenje mikrokontrolera detektorom srednje vrijednosti signala [Undergraduate thesis]. Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing; 2016 [cited 2024 April 25] Available at: https://urn.nsk.hr/urn:nbn:hr:168:360495

D. Rogulj, "Buđenje mikrokontrolera detektorom srednje vrijednosti signala", Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, Zagreb, 2016. Available at: https://urn.nsk.hr/urn:nbn:hr:168:360495

Please login to the repository to save this object to your list.
Metadata
TitleBuđenje mikrokontrolera detektorom srednje vrijednosti signala
Title (english)Microcontroller wake-up circuit with signal average-value detector
AuthorDuje Rogulj
MentorVedran Bilas (mentor)
Committee memberVedran Bilas (predsjednik povjerenstva)
Committee memberIgor Lacković (član povjerenstva)
Committee memberDinko Oletić (član povjerenstva)
GranterUniversity of Zagreb
Faculty of Electrical Engineering and Computing
Zagreb
Defense date and country2016-09-21, Croatia
Scientific / art field,
discipline and subdiscipline		TECHNICAL SCIENCES
Computing
Scientific / art field,
discipline and subdiscipline		TECHNICAL SCIENCES
Electrical Engineering
Abstract
Matematička operacija integracije moguća je izvedbom integratora, elektroničkog sklopa koji se bazira na operacijskom pojačalu u invertirajućem spoju. Rezultat integracije signala jednaka je umnošku vremenske konstante i integrala ulaznog signala u jedinici vremena. Koristeći ostale elektroničke sklopove poput punovalnog ispravljača, komparatora i logičkih funkcija, realiziran je sustav za buĎenje mikrokontrolera detektrorom srednje vrijednosti signala. Sustav je moguće unaprijediti koristeći sklopove s memorijom (bistabil) ili mikrokontroler radi mjerenja ili obrade informacija.
Abstract (english)
The mathematical operation of integration is possible with practical integrator,electronic circuit based on operation amplifier with negative feedback. The integrator output is equal to the integral of the input voltage and time constant of the integrator. With the use of other electronic circuits, such as the precision full wave rectifier, comparators and logic functions, system to wake up the microcontroller by detecting the mean value of signal is realized. System can be improved by using components with memory (bistable) or microcontroller to measure or process information.
Keywords
Keywords (english)
Languagecroatian
URN:NBNurn:nbn:hr:168:360495
Study programmeTitle: Electrical Engineering and Information Technology
Study programme type: university
Study level: undergraduate
Academic / professional title: sveučilišni/a prvostupnik/ prvostupnica (baccalaureus/baccalaurea) inženjer/inženjerka elektrotehnike i informacijske tehnologije (sveučilišni/a prvostupnik/ prvostupnica (baccalaureus/baccalaurea) inženjer/inženjerka elektrotehnike i informacijske tehnologije)
Type of resourceText
File originBorn digital
Access conditionsClosed access
Terms of useLicence In copyright icon
Public note
RepositoryFER Repository
Created on2018-02-06 11:36:27

(©) Nacionalna i sveučilišna knjižnica u Zagrebu 2015. Sva prava pridržana. | Hrvatske bratske zajednice 4 p.p. 550, 10000 Zagreb, Hrvatska Tel. ++ 385 1 616-4040
OIB: 84838770814 | IBAN: HR66 2340 0091 1000 1008 1, Porezni broj (PDV identifikacijski broj) - VAT Number: HR84838770814
Prijava u repozitorij