Izvedba sklopovskog vektorskog akceleratora za brojeve s pomičnim zarezom za procesor RISC-V

Milković, Tomislav

prikaz prve stranice dokumenta Izvedba sklopovskog vektorskog akceleratora za brojeve s pomičnim zarezom za procesor RISC-V

No public access

master's thesis

Izvedba sklopovskog vektorskog akceleratora za brojeve s pomičnim zarezom za procesor RISC-V

Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing, 2019. urn:nbn:hr:168:387407

Milković, Tomislav

University of Zagreb
Faculty of Electrical Engineering and Computing

Cite this document

APA 6th Edition

Milković, T. (2019). Izvedba sklopovskog vektorskog akceleratora za brojeve s pomičnim zarezom za procesor RISC-V (Master's thesis). Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing. Retrieved from https://urn.nsk.hr/urn:nbn:hr:168:387407

MLA 8th Edition

Milković, Tomislav. "Izvedba sklopovskog vektorskog akceleratora za brojeve s pomičnim zarezom za procesor RISC-V." Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2019. https://urn.nsk.hr/urn:nbn:hr:168:387407

Chicago 17th Edition

Harvard

Milković, T. (2019). 'Izvedba sklopovskog vektorskog akceleratora za brojeve s pomičnim zarezom za procesor RISC-V', Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, accessed 30 December 2024, https://urn.nsk.hr/urn:nbn:hr:168:387407

Vancouver

Milković T. Izvedba sklopovskog vektorskog akceleratora za brojeve s pomičnim zarezom za procesor RISC-V [Master's thesis]. Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing; 2019 [cited 2024 December 30] Available at: https://urn.nsk.hr/urn:nbn:hr:168:387407

IEEE

T. Milković, "Izvedba sklopovskog vektorskog akceleratora za brojeve s pomičnim zarezom za procesor RISC-V", Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, Zagreb, 2019. Available at: https://urn.nsk.hr/urn:nbn:hr:168:387407

Cite this item: https://urn.nsk.hr/urn:nbn:hr:168:387407

Please login to the repository to save this object to your list.

Metadata

Title	Izvedba sklopovskog vektorskog akceleratora za brojeve s pomičnim zarezom za procesor RISC-V
Title (english)	Implementation of hardware vector floating point accelerator for RISC-V processor
Author	Tomislav Milković
Mentor	Mario Kovač (mentor)
Committee member	Mario Kovač (predsjednik povjerenstva)
Committee member	Josip Knezović (član povjerenstva)
Committee member	Daniel Hofman (član povjerenstva)
Granter	University of Zagreb Faculty of Electrical Engineering and Computing Zagreb
Defense date and country	2019-07-04, Croatia
Scientific / art field, discipline and subdiscipline	TECHNICAL SCIENCES Computing
Abstract	Tema ovog diplomskog rada je izrada sklopovskog vektorskog akceleratora za obradu brojeva s pomičnim zarezom prema IEEE-754 standardu te njegova primjena u sustavu s RISC-V procesorom. Za sustav u koji će akcelerator biti integriran odabrana je HERO heterogena razvojna platforma zbog svoje prilagodljivosti i otvorenosti. U radu su istražena i opisana sučelja sklopovskih obradbenih jedinica (HWPE) za HERO platformu te sklopovlje i programska podrška HERO platforme. Opisana je sklopovska arhitektura i programski model akceleratora te je provedena usporedba ubrzanja u odnosu na obradu brojeva s pomičnim zarezom na RISC-V jezgrama prisutnim na HERO platformi.
Abstract (english)	The topic of this thesis is implementation of hardware vector floating point accelerator according to IEEE-754 standard and its usage in a system with RISC-V processor. HERO - a heterogeneous research platform was chosen as the system in which the accelerator will be integrated because of its flexibility and openness. Hardware processing engine (HWPE) interfaces are researched and described in this thesis, as well as HERO platform hardware and software stack. The hardware architecture and programming model of the accelerator is described and a speedup comparison is made between executing the floating point operations on the accelerator as opposed to executing them on the RISC-V cores present in the HERO platform.
Keywords
Keywords (english)
Language	croatian
URN:NBN	urn:nbn:hr:168:387407
Study programme	Title: Computing Study programme type: university Study level: graduate Academic / professional title: magistar/magistra inženjer/inženjerka računarstva (magistar/magistra inženjer/inženjerka računarstva)
Type of resource	Text
File origin	Born digital
Access conditions	Closed access
Terms of use
Public note
Repository	FER Repository
Created on	2020-01-07 20:31:14